Ultra-Efficient Cascaded Buck-Boost Converter by Ashok Pise, Anirudh
University of Central Florida 
STARS 
Electronic Theses and Dissertations, 2004-2019 
2017 
Ultra-Efficient Cascaded Buck-Boost Converter 
Anirudh Ashok Pise 
University of Central Florida 
 Part of the Electrical and Computer Engineering Commons 
Find similar works at: https://stars.library.ucf.edu/etd 
University of Central Florida Libraries http://library.ucf.edu 
This Masters Thesis (Open Access) is brought to you for free and open access by STARS. It has been accepted for 
inclusion in Electronic Theses and Dissertations, 2004-2019 by an authorized administrator of STARS. For more 
information, please contact STARS@ucf.edu. 
STARS Citation 
Ashok Pise, Anirudh, "Ultra-Efficient Cascaded Buck-Boost Converter" (2017). Electronic Theses and 
Dissertations, 2004-2019. 6064. 
https://stars.library.ucf.edu/etd/6064 
ULTRA-EFFICIENT CASCADED BUCK-BOOST CONVERTER 
 
 
by 
 
ANIRUDH ASHOK PISE 
B.E. Nitte Meenakshi Institute of Technology, 2013 
 
 
A thesis submitted in partial fulfillment of the requirements  
for the degree of Master of Science 
in the Department of Electrical and Computer Engineering 
in the College of Engineering and Computer Science 
at the University of Central Florida 
Orlando, Florida 
 
 
Fall Term 
2017 
 
Major Professor: Issa Batarseh 
ii 
 
© 2017 ANIRUDH ASHOK PISE 
 
iii 
 
ABSTRACT 
This thesis presents various techniques to achieve ultra-high-efficiency for Cascaded-
Buck-Boost converter. A rigorous loss model with component nonlinearities is developed 
and validated experimentally. An adaptive-switching-frequency control is discussed to 
optimize weighted efficiency. Some soft-switching techniques are discussed. A low-profile 
planar-nanocrystalline inductor is developed and various design aspects of core and copper 
design are discussed. Finite-element-method is used to examine and visualize the inductor 
design. By implementing the above, a peak efficiency of over 99.2 % is achieved with a 
power density of 6 kW/L and a maximum profile height of 7 mm is reported. This converter 
finds many applications because of its versatility: allowing bidirectional power flow and 
the ability to step-up or step-down voltages in either direction.   
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CHAPTER 1 INTRODUCTION 
Worldwide attention has been paid to the use of renewable energy because of the fast 
growth in energy consumption and pollution resulting from the conventional energy, such 
as coal and oil. In renewable energy and battery applications including photovoltaics (PV), 
a DC-DC buck/boost converter is commonly used to regulate the output voltage from a 
variable voltage source in order to maximize solar energy harvesting [1]. Among all the 
buck/boost converters, the bi-directional Cascaded Buck-Boost (CBB) converter can 
achieve the highest efficiency due to its low voltage and current stresses [2]. It is also a 
promising option for renewable energy system due to its low cost and high system level 
performance [3]. The bi-directional CBB converter is the core to interconnect the DC 
sources and energy storage devices as well as managing the power flow [4]. Because of 
unstable irradiation and shading on PV modules, improving efficiency at light load is 
advantageous [5-8]. Some methods have been developed in [9-12] to improve light load 
efficiency. However, the control circuits in [9,10,12] are too complex and the switching 
frequency cannot be predicted with the use of pulse frequency modulation technique. In 
addition, undesired switching noise may be generated [11]. In [13], variable switching 
frequency has been applied to a buck converter at light loads resulting in an efficiency 
improvement due to reduced gate driver losses, however, this technique is applied to a 
fixed input voltage. Power Electronic System Laboratory in ETH Zurich has proposed a 
novel method and control concept to ensure a Zero Voltage Switching (ZVS) on all 
semiconductor switches by determining a zero voltage across the power MOSFETs (Metal-
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Oxide-Semiconductor-Field-Effect-Transistor) with analog comparators in order to 
improve the efficiency on bi-directional multi-phase cascaded buck-boost converter [14]. 
Nevertheless, the benefits of this method can only come out on high power applications. 
In this thesis, an adaptive switching frequency technique is proposed to improve efficiency 
at both light loads and heavy loads. A detailed loss model including the effects of 
component nonlinearities for a CBB converter prototype is developed. For the prototype 
design, it was observed that the major losses were in the inductor. In order to mitigate the 
losses in the inductor, an optimum frequency is to be selected. The efficiency is seen to 
taper off when switching frequency deviates from the optimum value. The loss model is 
used to find the tradeoff between switching frequency and inductor current ripple so that 
the inductor core loss is minimized. Higher switching frequency increases MOSFET 
switching losses but reduces conduction losses due to lower inductor current ripple. 
This thesis first introduces the cascaded buck-boost converter topology. A detailed power 
loss model that identifies the component nonlinearities is demonstrated in Chapter 2. 
According to the power loss model, the proposed adaptive switching frequency technique 
is presented by developing a numerical calculation algorithm in Chapter 3. The detailed 
experimental results are provided to verify the accuracy of the power loss model and reveal 
that the converter efficiency, especially the light load efficiency can be significantly 
improved by applying the proposed adaptive switching frequency technique.  
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In Chapter 4, Zero-Voltage-Transition Cascaded Buck-Boost Converter is discussed. Mode 
by mode analysis is done in both buck mode and boost mode. In Chapter 5, Nanocrystalline 
inductor design is discussed with finite element analysis. Lastly, Chapter 6, provides the 
conclusion and final remarks. 
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CHAPTER 2 CASCADED BUCK-BOOST CONVERTER LOSS 
MODELLING 
2.1 Introduction 
The well –known Cascaded Buck-Boost (CBB) converter topology is shown in Fig. 2-1 
below. The converter can work bi-directionally in two modes: buck mode and boost mode. 
In forward direction (left to right), PV system is used to charge batteries and in reverse 
direction (right to left), the converter is allowed to operate any devices that would typically 
be powered from batteries. With the ability to reverse the operating direction and thereby 
the power transmission, the bi-directional cascaded buck-boost converter is being 
extensively used to achieve the power transfer between two DC sources in either direction.  
 
Figure 2-1 Cascaded Buck-Boost Converter 
For simplicity, operation in the forward direction is described. In buck mode, S1H is the 
high side switch and S1L is the low side switch. S2H is kept at 100 % duty cycle and S2L 
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is kept at 0 % duty cycle. In boost mode, S2H is the high side switch and S2L is the low 
side switch. S1H is kept at 100 % duty cycle and S1L is kept at 0 % duty cycle. The 
operation in reverse direction is straightforward where the topology works in both buck 
and boost modes. 
2.2 Power Loss Analysis 
The high-frequency loss model consists of three sections: MOSFET losses, filter inductor 
losses, and filter capacitor losses. The MOSFET losses include turn-on loss, turn-off loss, 
conduction loss, parasitic capacitance loss, body diode loss and body diode reverse 
recovery loss. Filter inductor losses consist of core losses, AC winding loss, and DC 
winding loss. Filter capacitor losses are determined by ESR and RMS ripple current. These 
three loss models are demonstrated in Figs.2 -2 to Figs. 2-4.  
 
Figure 2-2 MOSFET Model 
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Figure 2-3 Inductor Model 
 
 
Figure 2-4 Capacitor Model 
MOSFET turn-on and turn-off losses can be calculated as follows [15]: 
⎩
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⎧
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�
�
⎦
⎥
⎥
⎤
𝑃𝑃𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡−𝑜𝑜𝑜𝑜𝑜𝑜 = 0.5 × 𝑉𝑉 × 𝐼𝐼 × 𝑓𝑓𝑠𝑠𝑠𝑠 × �𝑉𝑉 �𝑅𝑅𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝐶𝐶𝑔𝑔𝑑𝑑𝑉𝑉𝑡𝑡+1𝑔𝑔 � + 𝑡𝑡𝑔𝑔 × ln 1𝑔𝑔+𝑉𝑉𝑡𝑡𝑉𝑉𝑡𝑡 �
      ( 2-1) 
where V is the applied voltage across the drain-source of the MOSFET, I is the current 
through the MOSFET, 𝑓𝑓𝑠𝑠𝑠𝑠 is the switching frequency, 𝑡𝑡𝑔𝑔 is the time constant, 𝑉𝑉𝑑𝑑𝑡𝑡𝑑𝑑𝑑𝑑𝑑𝑑 is gate 
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drive voltage, 𝑉𝑉𝑡𝑡 is gate threshold voltage, 𝑅𝑅𝑑𝑑𝑡𝑡𝑑𝑑𝑑𝑑𝑑𝑑 is drive resistance, 𝐶𝐶𝑔𝑔𝑑𝑑 is gate to drain 
capacitance, and 𝑔𝑔 is transconductance. 
The dead-time between switching transition can lead to unnecessary power loss. It is the 
amount of time that both MOSFETs are off. During this period, the diode (body diode or 
parallel Schottky diode) is in forward conduction [16]. The power loss is given as: 
𝑃𝑃𝑑𝑑𝑑𝑑𝑜𝑜𝑑𝑑𝑑𝑑−𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑡𝑡𝑑𝑑𝑑𝑑𝑑𝑑 = 𝑉𝑉𝐹𝐹 × 𝐼𝐼 × 𝑓𝑓𝑠𝑠𝑠𝑠 × 𝑡𝑡𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑−𝑡𝑡𝑑𝑑𝑑𝑑𝑑𝑑                    ( 2-2) 
where 𝑉𝑉𝐹𝐹 is the diode voltage drop and 𝑡𝑡𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑−𝑡𝑡𝑑𝑑𝑑𝑑𝑑𝑑 is MOSFETs’ dead time. 
The dead time can be optimized to reduce conduction losses in MOSFET body diode [17]. 
The need for a Schottky diode in parallel with the MOSFET body diode (S1L MOSFET 
for Buck, S2H MOSFET for Boost) is eliminated with this technique since it provides no 
significant conduction loss benefits, and only serves to increase output parasitic 
capacitance of the switch (CDS′ = 𝐶𝐶DS + 𝐶𝐶Schottky). 
Parasitic capacitance loss and body diode reverse recovery loss are typically much smaller 
compared to turn-on and turn-off losses. Although their proportional influence on 
efficiency is low, they can still be significant due to where the dissipation occurs. They can 
be obtained by the following [16]: 
𝑃𝑃𝑐𝑐𝑜𝑜𝑠𝑠𝑠𝑠 = 0.5 × 𝐶𝐶𝑜𝑜𝑠𝑠𝑠𝑠 × 𝑉𝑉2 × 𝑓𝑓𝑠𝑠𝑠𝑠                               ( 2-3) 
𝑃𝑃𝑞𝑞𝑡𝑡𝑡𝑡 = 𝑄𝑄𝑡𝑡𝑡𝑡 × 𝑉𝑉 × 𝑓𝑓𝑠𝑠𝑠𝑠                                        ( 2-4) 
where V is the drain-source voltage, 𝐶𝐶𝑜𝑜𝑠𝑠𝑠𝑠 is the MOSFETs output capacitance (𝐶𝐶𝑑𝑑𝑠𝑠 + 𝐶𝐶𝑔𝑔𝑑𝑑), 
and 𝑄𝑄𝑡𝑡𝑡𝑡 is the body diode’s reverse recovery charge. 
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In fact, MOSFET parasitic capacitances vary nonlinearly with drain to source voltage. 
These nonlinearities are modeled by using MATLAB to curve fit select points from the 
datasheet. Similar curve fitting is also performed to determine the equivalent series 
resistance (ESR) of the filter capacitor versus operating frequency.  
The capacitor ESR loss is given as: 
𝑃𝑃𝑐𝑐𝑑𝑑𝑐𝑐−𝐸𝐸𝐸𝐸𝑅𝑅 = 𝐸𝐸𝐸𝐸𝑅𝑅 × 𝐼𝐼𝑑𝑑𝑐𝑐2                                ( 2-5) 
where 𝐼𝐼𝑑𝑑𝑐𝑐 is the RMS ripple current flowing through the capacitor. 
Inductor losses include core loss and conduction loss. Core loss is determined by modified 
Steinmetz equation. Conduction loss can be calculated apart as AC winding loss and DC 
winding loss. DC winding loss can be obtained by a simple function of RMS current and 
inductor DC resistance. AC winding loss consists of skin effect loss and proximity effect 
loss, which are more complex to be calculated and they can significantly increase the 
inductor AC resistance. Inductor AC resistance is usually much larger than inductor DC 
resistance. In order to make calculation simpler and the loss model more accurate, inductor 
loss expressions are directly provided by the manufacturer [18-19]: 
𝑃𝑃𝑐𝑐𝑜𝑜𝑡𝑡𝑑𝑑 = 𝐾𝐾0 × 𝑓𝑓𝑑𝑑𝐾𝐾𝑓𝑓−1 × 𝐵𝐵𝑐𝑐𝑝𝑝𝐾𝐾𝑏𝑏 × 𝑓𝑓𝑠𝑠𝑠𝑠 × 10−14               ( 2-6) 
𝑃𝑃𝐴𝐴𝐶𝐶 = 𝐾𝐾1 × 𝐼𝐼𝑑𝑑𝑐𝑐2 × �𝑓𝑓𝑠𝑠𝑠𝑠 × 𝑅𝑅𝑜𝑜𝑐𝑐𝑑𝑑𝑡𝑡                             ( 2-7) 
𝑃𝑃𝐷𝐷𝐶𝐶 = 𝐼𝐼𝑑𝑑𝑐𝑐2 × 𝑅𝑅𝑜𝑜𝑐𝑐𝑑𝑑𝑡𝑡                                        ( 2-8) 
where 𝐾𝐾0 is core constant, 𝐾𝐾1 is AC loss constant, 𝐾𝐾𝑜𝑜 is frequency constant, 𝐾𝐾𝑏𝑏 is flux 
density constant, 𝑓𝑓𝑑𝑑 is effective frequency, 𝐵𝐵𝑐𝑐𝑝𝑝 is peak flux density and 𝑅𝑅𝑜𝑜𝑐𝑐𝑑𝑑𝑡𝑡 is operational 
resistance. 
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Inductor linear curve fitting is used during numerical calculation to determine filter 
inductance versus current. These fitted curves are used by the loss model for accurate loss 
prediction and these modeled losses are used in selecting the optimum switching frequency 
which corresponds to lowest total loss.  The various non-linear behavior is as shown in 
Figs. 2-5 to Figs. 2-7. 
 
Figure 2-5 MOSFET Capacitance non-linearity with Drain Source Voltage [24] 
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Figure 2-6 Capacitor Impedance and ESR non-linearity with frequency [25] 
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Figure 2-7 Inductance non-linearity with DC current [26] 
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CHAPTER 3 ADAPTIVE SWITCHING FREQUENCY 
TECHNIQUES 
3.1 Introduction 
In [20], it demonstrates that switching losses are dominant at light loads while conduction 
losses are dominant at heavy loads under fixed switching frequency. Lower switching 
frequency can result in lower MOSFET switching loss and driving loss. What’s more, 
switching loss and driving loss are increasing with increasing switching frequency while 
conduction losses will decrease due to lower RMS and ripple currents. However, 
conduction loss will increase with the increase of load current. Therefore, it is significant 
to find the tradeoff between switching frequency and load current. Also, according to the 
loss model, it can be deduced that there exists a strong correlation between switching 
frequency and total losses. Nevertheless, the optimal switching frequency that achieves the 
lowest total loss is related to many nonlinear parameters that will make the optimal 
switching frequency different at different loads. Fig. 3-1 shows that for different load 
current in CBB converter, there exists an optimal switching frequency range leading to 
maximum efficiency. 
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Figure 3-1 Optimized switching frequency range at different loads 
3.2 Adaptive Switching Frequency Technique 
An adaptive switching frequency technique that adjusts the switching frequency within a 
certain range is proposed to achieve the optimized switching frequency by taking those 
nonlinear parameters into consideration. Fig.3-2 shows the algorithm to find the optimal 
switching frequency. Since the proposed CBB converter has variable input voltage, the 
algorithm will consider the influence of input voltage as well. 
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Start
L = 10uH, Vo = Vfixed, fs1 = 
50kHz
Calculate PL,tot
fs = fs1 + 3.5k
Calculate P’L,tot
P’L,tot < PL,tot
PL,tot = P’L,tot, foptimal = fs
fs = fs +3.5k
fs ≤ 500kHz
Output foptimal, 
PL,tot
End
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NO
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foptimal = fs1
Vin = Vmin
Vin ≤ Vmax
NO
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Vin = Vin + 1
I = Imin
I ≤ Imax
NO
I = I + 0.1
YES
 
Figure 3-2 Optimal frequency estimation algorithm 
The program starts from the minimum current point under each certain input voltage. 𝑃𝑃𝐿𝐿,𝑡𝑡𝑜𝑜𝑡𝑡 
(total loss) is used as an indication of the converter efficiency because the maximum 
efficiency occurs when the total loss is minimized. The total loss at minimum switching 
frequency is used to work as the base point and 3.5kHz is selected as the switching 
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frequency adjusting step to calculate the new total loss. The program will automatically 
compare the difference between the new total loss and the previous total loss. If the new 
total loss is smaller, it will replace the previous total loss and be stored as new base point 
and the relevant switching frequency will be stored as the optimal switching frequency. 
After storing the value of new total loss and switching frequency, the program will 
increment 𝑓𝑓𝑠𝑠𝑠𝑠 and update it. If the new total loss is larger, the program will directly pass it 
and proceed to next switching frequency. The comparison will repeat until the switching 
frequency loop is finished, and then it will go to next current rate and repeat the same 
process. The progress will be repeated until all the variables reach the maximum values. 
For further improvement of efficiency, the algorithm also considers the converter switching 
between DCM mode and CCM mode based on the load. During the calculation, when the 
algorithm detects that the inductor current minimum point reaches zero, it will force the 
converter to operate in DCM mode. Operating in DCM at light load can prevent inductor 
current from going negative. This will help to reduce the conduction loss and lead to lower 
switching loss because the synchronous diode can be turned off at zero current. 
MOSFET loss, inductor loss and capacitor loss in the proposed CBB converter were 
calculated for buck mode and boost mode individually. For the buck mode, the switching 
frequency was varied from 50 kHz to 500 kHz and the losses were computed with input 
voltage ranging from 25 V to 60 V and output current ranging from 0.1A to 6 A with the 
output voltage fixed at 15 V. The switching frequencies corresponding to lowest losses 
were determined as shown in Fig. 3-3. 
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Figure 3-3 Optimized switching frequency with varying input voltage and load for buck 
mode 
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Figure 3-4 Optimized switching frequency with varying input voltage and load for boost 
mode 
The same process was repeated for boost mode, where the switching   frequency was varied 
from 50 kHz to 500 kHz and the losses were computed with an input voltage ranging from 
9V to 24V and input current ranging from 0.1A to 6A with the output voltage fixed at 33 
V. The optimum frequency for boost mode is shown in Fig. 3-4. The losses for both modes 
with standard PWM and with optimized frequency are shown in Fig. 3-5 to Fig. 3-8. 
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Figure 3-5 Total power loss at optimized frequency with varying input voltage and load 
for buck mode 
 
Figure 3-6 Total power loss at optimized frequency with varying input voltage and load 
for boost mode  
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Figure 3-7 Total power loss at 100 kHz frequency with varying input voltage and load for 
buck mode 
 
Figure 3-8 Total power loss at 100 kHz frequency with varying input voltage and load for 
boost mode 
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3.3 Experimental Results 
To verify the frequency selection technique, a 100 W CBB converter prototype has been 
built and tested in the laboratory. Table 1 shows the final designed parameters and selected 
components of the prototype based on the design specifications. The adaptive switching 
frequency technique is realized with the help of software called “ApECOR Interface Suite 
v1.90”. The software can automatically run the desired optimal switching frequency 
obtained from the Matlab code. Experimental measurements were first made in buck mode 
with three different input values: 25 V, 35 V and 40 V; and fixed 15 V output voltage over 
the entire 100 W range with 100 kHz constant frequency and with the adaptive switching 
frequency technique discussed above. 
 
Table 3-1:Experimental Details 
Parameter Value Description 
𝐿𝐿 2 × 10𝜇𝜇𝜇𝜇 IHLP-6767GZ-11 
𝐶𝐶𝑑𝑑𝑡𝑡,𝐶𝐶𝑜𝑜𝑡𝑡𝑡𝑡 33𝜇𝜇𝜇𝜇 50V Ceramic Capacitor 
𝐸𝐸1𝜇𝜇, 𝐸𝐸1𝐿𝐿. 𝐸𝐸2𝜇𝜇, 𝐸𝐸2𝐿𝐿 BSC028N06NS 60𝑉𝑉/100𝐴𝐴  𝑅𝑅𝑑𝑑𝑠𝑠𝑜𝑜𝑜𝑜 = 2.8𝑚𝑚Ω 
𝐷𝐷𝐸𝐸𝐶𝐶 dsPIC33EP64MC506 High-speed Current-mode PWM 
Controller 
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The optimal switching frequency versus output power for each case in buck mode is shown 
in Fig. 3-9 to Fig. 3-11.  
 
Figure 3-9 Frequency vs output power at 25V input and 15 V output 
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Figure 3-10 Frequency vs output power at 35 V input and 15 V output 
 
 
Figure 3-11 Frequency vs output power at 40 V input and 15 V output 
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From Fig. 3-12 to Fig. 3-14, it is obvious that the measured losses matched the theoretical 
prediction and a great efficiency improvement at light load can be noted. With higher input 
voltage (smaller duty cycle), the efficiency improvement is more significant. The same 
process for boost mode has been repeated with three different input values at 12 V, 16.5 V 
and 20 V; and fixed 33 V output voltage over the entire 100 W range with 100 kHz constant 
frequency and with the adaptive switching frequency technique.  
 
Figure 3-12 Theoretical and experimental efficiency at 25 V input and 15 V output 
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Figure 3-13 Theoretical and experimental efficiency at 35 V input and 15 V output 
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Figure 3-14 Theoretical and experimental efficiency at 40 V input and 15 V output 
Fig. 3-15 to Fig. 3-17 shows the optimal switching frequency at each power point for three 
cases in boost mode. From Fig. 3-18 to Fig. 3-20, it is apparent that the experimental results 
were close to the theoretical analysis and a great light load efficiency improvement can be 
noticed. The higher the input voltage is duty cycle), the more efficiency improvement will 
be achieved. To verify the optimal switching frequency obtained from the above-
mentioned techniques gives the highest operating efficiency, experimental measurements 
were performed at the frequencies slightly lower (-3.5 kHz) and higher (+3.5 kHz) than the 
optimal switching frequency for the cases when input voltage is 35 V and output voltage 
is 15 V for buck mode and when input voltage is 16.5 V and output voltage is 33 V for 
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boost mode. It was observed from both cases that efficiency began to drop with deviation 
from calculated optimal switching frequency as shown in Fig. 3-21 and Fig. 3-22. 
 
Figure 3-15 Frequency vs output power at 12 V input and 33 V output 
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Figure 3-16 Frequency vs output power at 16.5 V input and 33 V output 
 
 
Figure 3-17 Frequency vs output power at 20 V input and 33 V output 
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Figure 3-18 Theoretical and experimental efficiency at 12 V input and 33 V output 
 
Figure 3-19 Theoretical and experimental efficiency at 16.5 V input and 33 V output 
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Figure 3-20 Theoretical and experimental efficiency at 20 V input and 33 V output 
 
 
Figure 3-21 Test of optimal frequency in buck mode 
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Figure 3-22 Test of optimal frequency in boost mode 
The maximum efficiencies for buck mode were 98.06 %, 97.48 % and 96.94 % at 25 V 
input, 35 V input and 40 V input individually. And the maximum efficiencies for boost 
mode were 97.22 %, 97.84 % and 97.51 % at 12 V input, 16.5 V input and 20 V input, 
respectively. The maximum efficiency improvement at light load (10 W) is around 10%. 
The experimental waveforms at light load and full load are shown in Fig. 3-23 and Fig. 3-
24 separately. The prototype is shown in Fig. 3-25. 
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Figure 3-23 Experimental waveforms at light load 
 
 
Figure 3-24 Experimental waveforms at full load 
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Figure 3-25 CBB converter prototype 
3.4 Summary 
A detailed and accurate loss model including the effects of component nonlinearities for 
Cascaded Buck-Boost (CBB) converter is developed in this thesis. The theoretical loss 
model is found to match closely with the simulated and experimental results. A technique 
to adjust switching frequency optimally and dynamically with load and PWM duty cycle 
for efficiency improvement is presented. The optimal switching frequency results in the 
lowest converter total power loss (maximum efficiency). The efficiency improvement is 
significant, especially at light load and higher input voltage. The experimental results show 
that the maximum efficiency can reach 98.06% for buck mode and 97.84% for boost mode, 
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and the power efficiency is improved by 10% when the output power is 10 W. The 
efficiency improvement is achieved through firmware and without additional circuit 
components. The described technique can be applied to any MOSFET and filter component 
combination.  
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CHAPTER 4 ZERO VOLTAGE TRANSITION CASCADED 
BUCK BOOST CONVERTER 
The following figure shows Zero Voltage Transition (ZVT) CBB converter. 
  
Figure 4-1 ZVT CBB Converter 
S1H,S2H,S1L and S2L are the main switches while S1r,S2r,D1r and D2r are the switches 
used to create resonance and thereby achieve soft switching. The various modes of 
operation are discussed as follows: 
4.1 Buck Mode Analysis 
Mode I (𝑡𝑡0 ≤ 𝑡𝑡 < 𝑡𝑡1) 
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Figure 4-2 Mode I of ZVT Buck Converter 
During the previous time 𝑡𝑡0, the main switch 𝐸𝐸1 and the auxiliary switch 𝐸𝐸𝑑𝑑 were turned 
off. So the current flowing through the main inductor will go through the parallel diode of 
switch 𝐸𝐸2. At this point, capacitor 𝐶𝐶𝑡𝑡1 is charged to input voltage as 𝑉𝑉𝑑𝑑𝑡𝑡. At 𝑡𝑡0, the auxiliary 
switch 𝐸𝐸𝑑𝑑 is turned on. The current through resonant inductor 𝐿𝐿𝑡𝑡 is linearly increased until 
it reaches the same value as that in main inductor 𝐿𝐿𝑑𝑑 at 𝑡𝑡1. At the same time, the body 
diode of 𝐸𝐸2 is turned off with ZCS. The mathematic equations are showing below. 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= −𝑉𝑉0 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = −𝑉𝑉0𝐿𝐿𝑑𝑑 (𝑡𝑡 − 𝑡𝑡0) + 𝐼𝐼0      ( 4-1) 
𝐿𝐿𝑡𝑡
𝑑𝑑𝑑𝑑𝐿𝐿𝑑𝑑
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 → 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜𝐿𝐿𝑑𝑑 (𝑡𝑡 − 𝑡𝑡0)       ( 4-2) 
𝑖𝑖𝐿𝐿(𝑡𝑡0) = 𝐼𝐼0, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡0) = 0        ( 4-3) 
𝑖𝑖𝐿𝐿(𝑡𝑡1) = 𝐼𝐼1, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡1) = 𝐼𝐼𝑡𝑡1, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡1) = 𝑉𝑉𝑑𝑑𝑡𝑡, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡1) = 0    ( 4-4) 
Mode II (𝑡𝑡1 ≤ 𝑡𝑡 < 𝑡𝑡2) 
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Figure 4-3 Mode II of ZVT Buck Converter 
In this time interval, resonant current continues to increase due to the resonance between 
𝐿𝐿𝑡𝑡 and 𝐶𝐶𝑡𝑡1. 𝐶𝐶𝑡𝑡1 is discharged until the resonance brings its voltage to zero at 𝑡𝑡2 at which 
time the parallel diode of 𝐸𝐸1 will conduct. And since voltage between  𝐶𝐶𝑡𝑡1 and 𝐶𝐶𝑡𝑡2 is equal 
to input voltage, 𝐶𝐶𝑡𝑡2 will be charged to 𝑉𝑉𝑑𝑑𝑡𝑡 at 𝑡𝑡2. 
�
𝑖𝑖𝐿𝐿𝑡𝑡 + 𝐶𝐶𝑡𝑡 𝑑𝑑𝑑𝑑𝑐𝑐𝑑𝑑𝑑𝑑𝑡𝑡 = 𝐼𝐼1
𝐿𝐿𝑡𝑡
𝑑𝑑𝑑𝑑𝐿𝐿𝑑𝑑
𝑑𝑑𝑡𝑡
= 𝑣𝑣𝑐𝑐 → �𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜𝑍𝑍0 𝑠𝑠𝑖𝑖𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡1) + 𝐼𝐼1𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑡𝑡𝑐𝑐𝑐𝑐𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡1)     ( 4-5) 
where 𝑍𝑍0 = �𝐿𝐿𝑑𝑑𝐶𝐶𝑑𝑑 ,𝜔𝜔0 = 1�𝐿𝐿𝑑𝑑𝐶𝐶𝑑𝑑 ,𝐶𝐶𝑡𝑡 = 𝐶𝐶𝑡𝑡1 + 𝐶𝐶𝑡𝑡2     ( 4-6) 
𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉𝑑𝑑𝑡𝑡𝑐𝑐𝑐𝑐𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡1)     ( 4-7) 
𝑖𝑖𝐿𝐿(𝑡𝑡2) = 𝐼𝐼1, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡2) = 𝐼𝐼𝑡𝑡2, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡2) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡2) = 𝑉𝑉𝑑𝑑𝑡𝑡    ( 4-8) 
Mode III (𝑡𝑡2 ≤ 𝑡𝑡 < 𝑡𝑡3) 
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Figure 4-4 Mode III of ZVT Buck Converter 
The parallel diode of 𝐸𝐸1 is on in this mode. The accumulated energy in resonant tank is 
transferred through auxiliary switch and the parallel diode. In order to achieve Zero 
Voltage Switching (ZVS), the turn on signal of 𝐸𝐸1 should be applied while its diode is 
conducting. Besides, the time delay between 𝐸𝐸1 and 𝐸𝐸𝑑𝑑 gate signals 𝑇𝑇𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑 has to satisfy 
the following equation, 
𝑇𝑇𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑 ≥ (𝑡𝑡1 − 𝑡𝑡0) + (𝑡𝑡2 − 𝑡𝑡1) = 𝐿𝐿𝑑𝑑𝐼𝐼1𝑉𝑉𝑑𝑑𝑜𝑜−𝑉𝑉0 + 𝜋𝜋2 �𝐿𝐿𝑡𝑡𝐶𝐶𝑡𝑡1    ( 4-9) 
Here the delay time interval in this mode is set to 0.1% of the one switching cycle. 
The mathematical equations for this mode are given as follows: 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉𝑜𝑜 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜−𝑉𝑉𝑜𝑜𝐿𝐿 (𝑡𝑡 − 𝑡𝑡2) + 𝐼𝐼1     ( 4-10) 
43 
 
Since resonant inductor is not either charging or discharging, the current flowing through 
will be the same as the end of the last mode. 
𝑖𝑖𝐿𝐿(𝑡𝑡3) = 𝐼𝐼2, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡3) = 𝐼𝐼𝑡𝑡2, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡3) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡3) = 𝑉𝑉𝑑𝑑𝑡𝑡    ( 4-11) 
Mode IV (𝑡𝑡3 ≤ 𝑡𝑡 < 𝑡𝑡4) 
DC
LmLr
S2
S1Cr1
Cr2
Co R
Sa
D1
 
Figure 4-5 Mode IV of ZVT Buck Converter 
In previous mode, the main switch 𝐸𝐸1 was turned on. So, the current is flowing via 𝐸𝐸1 
instead of the body diode of 𝐸𝐸1. At the beginning of this mode, 𝑡𝑡3, the auxiliary switch 𝐸𝐸𝑑𝑑 
is turned off under hard switching and this will force the diode D1 to be on in order to 
transfer the energy in resonant inductor 𝐿𝐿𝑡𝑡. Voltage between 𝐸𝐸𝑑𝑑 is clamped to 𝑉𝑉𝑑𝑑𝑡𝑡 due to 
the conduction of diode D. 𝐿𝐿𝑡𝑡 current decreases linearly until it reaches zero at 𝑡𝑡4. 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉𝑜𝑜 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜−𝑉𝑉𝑜𝑜𝐿𝐿 (𝑡𝑡 − 𝑡𝑡3) + 𝐼𝐼2     ( 4-12) 
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𝐿𝐿𝑡𝑡
𝑑𝑑𝑑𝑑𝐿𝐿𝑑𝑑
𝑑𝑑𝑡𝑡
= −𝑉𝑉𝑑𝑑𝑡𝑡 → 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡) = −𝑉𝑉𝑑𝑑𝑜𝑜𝐿𝐿𝑑𝑑 (𝑡𝑡 − 𝑡𝑡3) + 𝐼𝐼𝑡𝑡2     ( 4-13) 
𝑖𝑖𝐿𝐿(𝑡𝑡4) = 𝐼𝐼3, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡4) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡4) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡4) = 𝑉𝑉𝑑𝑑𝑡𝑡    ( 4-14) 
Mode V (𝑡𝑡4 ≤ 𝑡𝑡 < 𝑡𝑡5) 
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Figure 4-6 Mode V of ZVT Buck Converter 
After 𝐿𝐿𝑡𝑡 current drops to zero, the diode D1 will turn off at 𝑡𝑡4. The operation of the circuit 
in this mode is identical to that of the PWM buck converter. 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉𝑜𝑜 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜−𝑉𝑉𝑜𝑜𝐿𝐿 (𝑡𝑡 − 𝑡𝑡4) + 𝐼𝐼3     ( 4-15) 
𝑖𝑖𝐿𝐿(𝑡𝑡5) = 𝐼𝐼4, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡5) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡5) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡5) = 𝑉𝑉𝑑𝑑𝑡𝑡    ( 4-16) 
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Mode VI (𝑡𝑡5 ≤ 𝑡𝑡 < 𝑡𝑡6) 
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Figure 4-7 Mode VI of ZVT Buck Converter 
At 𝑡𝑡5, the main switch 𝐸𝐸1 is turned off under ZVS and its parallel capacitor begins to be 
charged by main inductor 𝐿𝐿𝑑𝑑. At the end of this mode, the resonant capacitor is charged 
completely and the voltage across it is equal to input voltage. Capacitor 𝐶𝐶𝑡𝑡2 is discharged 
to zero. At this time, the body parallel diode of switch 𝐸𝐸2 is turned on smoothly under ZVS. 
�
𝑖𝑖𝐿𝐿𝑑𝑑 + 𝐶𝐶𝑡𝑡 𝑑𝑑𝑑𝑑𝑐𝑐𝑑𝑑𝑑𝑑𝑡𝑡 = 𝐼𝐼4
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑣𝑣𝑐𝑐𝑡𝑡3 − 𝑉𝑉0 →
�
𝑖𝑖𝐿𝐿𝑑𝑑(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜−𝑉𝑉0𝑍𝑍0 𝑠𝑠𝑖𝑖𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡5) + 𝐼𝐼4𝑐𝑐𝑐𝑐𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡5)
𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡) = −[(𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉0)𝑐𝑐𝑐𝑐𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡5) − 𝐼𝐼4𝑍𝑍0𝑠𝑠𝑖𝑖𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡5)] + 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉0  ( 4-17) 
46 
 
where 𝑍𝑍0 = �𝐿𝐿𝐿𝐿𝐶𝐶𝑑𝑑 ,𝜔𝜔0 = 1�𝐿𝐿𝐿𝐿𝐶𝐶𝑑𝑑 ,𝐶𝐶𝑡𝑡 = 𝐶𝐶𝑡𝑡3 + 𝐶𝐶𝑡𝑡4      ( 4-18) 
𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡) = [(𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉0)𝑐𝑐𝑐𝑐𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡5)                    −𝐼𝐼4𝑍𝑍0𝑠𝑠𝑖𝑖𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡5)] + 𝑉𝑉0      ( 4-19) 
𝑖𝑖𝐿𝐿(𝑡𝑡6) = 𝐼𝐼5, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡6) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡6) = 𝑉𝑉𝑑𝑑𝑡𝑡, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡6) = 0    ( 4-20) 
Mode VII (𝑡𝑡6 ≤ 𝑡𝑡 < 𝑡𝑡7) 
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Figure 4-8 Mode VII of ZVT Buck Converter 
In this mode, all switches are turned off. Therefore, current in the main inductor 𝐿𝐿𝑑𝑑 is 
flowing through the body parallel diode of switch 𝐸𝐸2. So, this mode is identical to the 
freewheeling stage of the buck PWM converter. At 𝑡𝑡7, the auxiliary switch 𝐸𝐸𝑑𝑑 is turned on 
again, starting another switching cycle. 
The mathematical equation in this mode is 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= −𝑉𝑉0 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = −𝑉𝑉0𝐿𝐿 (𝑡𝑡 − 𝑡𝑡6) + 𝐼𝐼5      ( 4-21) 
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𝑖𝑖𝐿𝐿(𝑡𝑡7) = 𝐼𝐼6 = 𝐼𝐼0, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡7) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡7) = 𝑉𝑉𝑑𝑑𝑡𝑡, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡7) = 0    ( 4-22) 
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Figure 4-9 Waveform of ZVT CBB converter in Buck Mode 
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The following figure. shows a plot of gain vs normalized frequency (fns). 
 
Figure 4-10 Gain vs Normalized frequency ZVT CBB converter in Buck mode 
Assume DC voltage source and main inductor as a current source. 
Then the time interval for each mode is given as 
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡1 − 0 = 𝐿𝐿𝑡𝑡𝐼𝐼𝑜𝑜𝑉𝑉𝑑𝑑𝑡𝑡  
49 
 
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝐼𝐼𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡2 − 𝑡𝑡1 = 𝜋𝜋2𝜔𝜔𝑜𝑜 
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝐼𝐼𝐼𝐼𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡3 − 𝑡𝑡2 = 𝑘𝑘1𝑇𝑇𝑠𝑠 
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝐼𝐼𝑉𝑉 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡4 − 𝑡𝑡3 = 1𝜔𝜔𝑜𝑜 + 𝐿𝐿𝑡𝑡𝐼𝐼𝑜𝑜𝑉𝑉𝑑𝑑𝑡𝑡  
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝑉𝑉 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡5 − 𝑡𝑡4 = 𝑘𝑘2𝑇𝑇𝑠𝑠 
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝑉𝑉𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡6 − 𝑡𝑡5 = 𝑉𝑉𝑑𝑑𝑡𝑡𝐶𝐶𝑡𝑡𝐼𝐼𝑜𝑜  
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝑉𝑉𝐼𝐼𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡7 − 𝑡𝑡6= 𝑇𝑇𝑠𝑠 − (𝑡𝑡1 − 0) − ( 𝑡𝑡2 − 𝑡𝑡1) − (𝑡𝑡3 − 𝑡𝑡2) − (𝑡𝑡4 − 𝑡𝑡3) − (𝑡𝑡5 − 𝑡𝑡4) − ( 𝑡𝑡6
− 𝑡𝑡5) 
In the above time intervals, set 𝑘𝑘1 = 0.1%,𝑘𝑘2 = �0.9𝐷𝐷𝑇𝑇𝑠𝑠 − 1𝜔𝜔𝑜𝑜 + 𝐿𝐿𝑑𝑑𝐼𝐼𝑜𝑜𝑉𝑉𝑑𝑑𝑜𝑜 � /𝑇𝑇𝑠𝑠. 
By applying energy balance equation which is 𝐸𝐸𝑑𝑑𝑡𝑡 = 𝐸𝐸𝑜𝑜𝑡𝑡𝑡𝑡,  consequently  
𝑓𝑓𝑡𝑡𝑠𝑠 = (0.1∗𝑀𝑀−0.001)∗2∗𝜋𝜋𝜋𝜋
2
−1+
𝑄𝑄
2∗𝑀𝑀
         ( 4-23) 
4.2 Boost Mode Analysis 
In this section, the operation of the ZVT CBB converter in boost mode is analyzed as 
follows: 
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Mode I (𝑡𝑡0 ≤ 𝑡𝑡 < 𝑡𝑡1)
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Figure 4-11 Mode I of ZVT Boost Converter 
During the previous time 𝑡𝑡0, the main switch 𝐸𝐸1 and the auxiliary switch 𝐸𝐸𝑑𝑑1 were turned 
off. So the current flowing through the main inductor will go through the parallel diode of 
switch 𝐸𝐸2. At this point, capacitor 𝐶𝐶𝑡𝑡1 is charged to output voltage as 𝑉𝑉0. At 𝑡𝑡0, the auxiliary 
switch 𝐸𝐸𝑑𝑑1 is turned on. The current through resonant inductor 𝐿𝐿𝑡𝑡 is linearly increased until 
it reaches the same value as that in main inductor 𝐿𝐿𝑑𝑑 at 𝑡𝑡1. At the same time, the body 
diode of 𝐸𝐸2 is turned off with zero current switching (ZCS). The mathematical equations 
are showing below. 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉0 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜−𝑉𝑉0𝐿𝐿 (𝑡𝑡 − 𝑡𝑡0) + 𝐼𝐼0     ( 4-24) 
𝐿𝐿𝑡𝑡
𝑑𝑑𝑑𝑑𝐿𝐿𝑑𝑑
𝑑𝑑𝑡𝑡
= 𝑉𝑉0 → 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡) = 𝑉𝑉0𝐿𝐿𝑑𝑑 (𝑡𝑡 − 𝑡𝑡0)       ( 4-25) 
𝑖𝑖𝐿𝐿(𝑡𝑡0) = 𝐼𝐼0, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡0) = 0        ( 4-26) 
𝑖𝑖𝐿𝐿(𝑡𝑡1) = 𝐼𝐼1, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡1) = 𝐼𝐼𝑡𝑡1, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡1) = 𝑉𝑉0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡1) = 0    ( 4-27) 
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Figure 4-12 Mode II of ZVT Boost Converter 
In this time interval, resonant current continues to increase due to the resonance between 
𝐿𝐿𝑡𝑡 and 𝐶𝐶𝑡𝑡1. 𝐶𝐶𝑡𝑡1 is discharged until the resonance brings its voltage to zero at 𝑡𝑡2 at which 
time the parallel diode of 𝐸𝐸1 will conduct. And since voltage between  𝐶𝐶𝑡𝑡1 and 𝐶𝐶𝑡𝑡2 is equal 
to output voltage, 𝐶𝐶𝑡𝑡2 will be charged to 𝑉𝑉0 at 𝑡𝑡2. 
�
𝑖𝑖𝐿𝐿𝑡𝑡 + 𝐶𝐶𝑡𝑡 𝑑𝑑𝑑𝑑𝑐𝑐𝑑𝑑1𝑑𝑑𝑡𝑡 = 𝐼𝐼1
𝐿𝐿𝑡𝑡
𝑑𝑑𝑑𝑑𝐿𝐿𝑑𝑑
𝑑𝑑𝑡𝑡
= 𝑣𝑣𝑐𝑐𝑡𝑡1 → �𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡) = 𝑉𝑉0𝑍𝑍0 𝑠𝑠𝑖𝑖𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡1) + 𝐼𝐼1𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡) = 𝑉𝑉𝑜𝑜𝑐𝑐𝑐𝑐𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡1)     ( 4-28) 
where 𝑍𝑍0 = �𝐿𝐿𝑑𝑑𝐶𝐶𝑑𝑑 ,𝜔𝜔0 = 1�𝐿𝐿𝑑𝑑𝐶𝐶𝑑𝑑 ,𝐶𝐶𝑡𝑡 = 𝐶𝐶𝑡𝑡1 + 𝐶𝐶𝑡𝑡2     ( 4-29) 
𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡) = 𝑉𝑉𝑜𝑜 − 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡) = 𝑉𝑉𝑜𝑜 − 𝑉𝑉𝑜𝑜𝑐𝑐𝑐𝑐𝑠𝑠𝜔𝜔𝑜𝑜(𝑡𝑡 − 𝑡𝑡1)     ( 4-30) 
𝑖𝑖𝐿𝐿(𝑡𝑡2) = 𝐼𝐼1, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡2) = 𝐼𝐼𝑡𝑡2, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡2) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡2) = 𝑉𝑉0    ( 4-31) 
Mode III (𝑡𝑡2 ≤ 𝑡𝑡 < 𝑡𝑡3) 
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Figure 4-13 Mode III of ZVT Boost Converter 
The parallel diode of 𝐸𝐸1 is on in this mode. The accumulated energy in resonant tank is 
transferred through auxiliary switch and the parallel diode. In order to achieve ZVS, the 
turn on signal of 𝐸𝐸1 should be applied while its diode is conducting. Besides, the time delay 
between 𝐸𝐸1 and 𝐸𝐸𝑑𝑑1 gate signals 𝑇𝑇𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑 has to satisfy the following equation, 
𝑇𝑇𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑 ≥ (𝑡𝑡1 − 𝑡𝑡0) + (𝑡𝑡2 − 𝑡𝑡1) = 𝐿𝐿𝑑𝑑𝐼𝐼1𝑉𝑉𝑜𝑜 + 𝜋𝜋2 �𝐿𝐿𝑡𝑡𝐶𝐶𝑡𝑡1     ( 4-32) 
Usually, the time interval is set to 0.1% of the one switching cycle. 
The mathematical equations for this mode are given as follows: 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜𝐿𝐿 (𝑡𝑡 − 𝑡𝑡2) + 𝐼𝐼1      ( 4-33) 
Since resonant inductor is not charging or discharging, the current flowing will be the same 
as the end of the last mode. 
𝑖𝑖𝐿𝐿(𝑡𝑡3) = 𝐼𝐼2, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡3) = 𝐼𝐼𝑡𝑡2, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡3) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡3) = 𝑉𝑉0    ( 4-34) 
Mode IV (𝑡𝑡3 ≤ 𝑡𝑡 < 𝑡𝑡4) 
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Figure 4-14 Mode IV of ZVT Boost Converter 
In previous mode, the main switch 𝐸𝐸1 was turned on. So the current is flowing via 𝐸𝐸1 instead 
of the body diode of 𝐸𝐸1. At the beginning of this mode, 𝑡𝑡3, the auxiliary switch 𝐸𝐸𝑑𝑑1 is turned 
off under hard switching and this will force the diode D to be on in order to transfer the 
energy in resonant inductor 𝐿𝐿𝑡𝑡. Voltage between 𝐸𝐸𝑑𝑑1 is clamped to 𝑉𝑉0 due to the conduction 
of diode D. 𝐿𝐿𝑡𝑡 current decreases linearly until it reaches zero at 𝑡𝑡4. 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜𝐿𝐿 (𝑡𝑡 − 𝑡𝑡3) + 𝐼𝐼2      ( 4-35) 
𝐿𝐿𝑡𝑡
𝑑𝑑𝑑𝑑𝐿𝐿𝑑𝑑
𝑑𝑑𝑡𝑡
= −𝑉𝑉𝑜𝑜 → 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡) = −𝑉𝑉𝑜𝑜𝐿𝐿𝑑𝑑 (𝑡𝑡 − 𝑡𝑡3) + 𝐼𝐼𝑡𝑡2      ( 4-36) 
𝑖𝑖𝐿𝐿(𝑡𝑡4) = 𝐼𝐼3, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡4) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡4) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡4) = 𝑉𝑉0    ( 4-37) 
Mode V (𝑡𝑡4 ≤ 𝑡𝑡 < 𝑡𝑡5) 
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Figure 4-15 Mode V of ZVT Boost Converter 
After 𝐿𝐿𝑡𝑡 current drops to zero, the diode D will turn off at 𝑡𝑡4. The operation of the circuit 
in this mode is identical to that of the PWM boost converter. 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜𝐿𝐿 (𝑡𝑡 − 𝑡𝑡4) + 𝐼𝐼3      ( 4-38) 
𝑖𝑖𝐿𝐿(𝑡𝑡5) = 𝐼𝐼4, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡5) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡5) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡5) = 𝑉𝑉0    ( 4-39) 
Mode VI (𝑡𝑡5 ≤ 𝑡𝑡 < 𝑡𝑡6) 
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Figure 4-16 Mode VI of ZVT Boost Converter 
At 𝑡𝑡5, the main switch 𝐸𝐸1 is turned off under ZVS and its parallel capacitor begins to be 
charged by main inductor 𝐿𝐿𝑑𝑑. At the end of this mode, the resonant capacitor is charged 
completely and the voltage across it is equal to output voltage. Capacitor 𝐶𝐶𝑡𝑡2 is discharged 
to zero. At this time, the body parallel diode of switch 𝐸𝐸2 is turned on smoothly under ZVS. 
𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝐶𝐶𝑡𝑡1 𝑑𝑑𝑑𝑑𝑐𝑐𝑑𝑑1𝑑𝑑𝑡𝑡 → 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡) = 1𝐶𝐶𝑑𝑑1 ∫ 𝑖𝑖𝐿𝐿(𝑡𝑡)𝑀𝑀𝑡𝑡 = 𝑉𝑉𝑜𝑜     ( 4-40) 
𝑖𝑖𝐿𝐿(𝑡𝑡6) = 𝐼𝐼5, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡6) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡6) = 𝑉𝑉0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡6) = 0    ( 4-41) 
Mode VII (𝑡𝑡6 ≤ 𝑡𝑡 < 𝑡𝑡7) 
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Figure 4-17 Mode VII of ZVT Boost Converter 
In this mode, all switches are turned off. Therefore, current in the main inductor 𝐿𝐿𝑑𝑑 is 
flowing through the body parallel diode of switch 𝐸𝐸2. So this mode is identical to the 
freewheeling stage of the boost PWM converter. At 𝑡𝑡7, the auxiliary switch 𝐸𝐸𝑑𝑑1 is turned 
on again, starting another switching cycle. 
The mathematical equation in this mode is described as follow: 
𝐿𝐿𝑑𝑑
𝑑𝑑𝑑𝑑𝐿𝐿
𝑑𝑑𝑡𝑡
= 𝑉𝑉𝑑𝑑𝑡𝑡 − 𝑉𝑉0 → 𝑖𝑖𝐿𝐿(𝑡𝑡) = 𝑉𝑉𝑑𝑑𝑜𝑜−𝑉𝑉0𝐿𝐿 (𝑡𝑡 − 𝑡𝑡6) + 𝐼𝐼5     ( 4-42) 
𝑖𝑖𝐿𝐿(𝑡𝑡7) = 𝐼𝐼6 = 𝐼𝐼0, 𝑖𝑖𝐿𝐿𝑡𝑡(𝑡𝑡7) = 0, 𝑣𝑣𝑐𝑐𝑡𝑡1(𝑡𝑡7) = 𝑉𝑉0, 𝑣𝑣𝑐𝑐𝑡𝑡2(𝑡𝑡7) = 0    ( 4-43) 
In order to make the calculation easier and since the main inductor is far larger than the 
resonant inductor, simplify the boost topology into the following (consider DC voltage 
source and main inductor as a current source) 
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Figure 4-18 Mode VIII of ZVT Boost Converter 
Then the time interval for each mode is given as follows: 
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡1 − 0 = 𝐿𝐿𝑡𝑡𝐼𝐼𝑑𝑑𝑡𝑡𝑉𝑉𝑜𝑜  
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝐼𝐼𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡2 − 𝑡𝑡1 = 𝜋𝜋2𝜔𝜔𝑜𝑜 
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝐼𝐼𝐼𝐼𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡3 − 𝑡𝑡2 = 𝑘𝑘1𝑇𝑇𝑠𝑠 
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝐼𝐼𝑉𝑉 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡4 − 𝑡𝑡3 = 1𝜔𝜔𝑜𝑜 + 𝐿𝐿𝑡𝑡𝐼𝐼𝑑𝑑𝑡𝑡𝑉𝑉𝑜𝑜  
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝑉𝑉 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡5 − 𝑡𝑡4 = 𝑘𝑘2𝑇𝑇𝑠𝑠 
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𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝑉𝑉𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡6 − 𝑡𝑡5 = 𝑉𝑉𝑜𝑜𝐶𝐶𝑡𝑡𝐼𝐼𝑑𝑑𝑡𝑡  
𝑀𝑀𝑐𝑐𝑀𝑀𝑀𝑀 𝑉𝑉𝐼𝐼𝐼𝐼 𝑡𝑡𝑖𝑖𝑚𝑚𝑀𝑀 𝑖𝑖𝑠𝑠𝑡𝑡𝑀𝑀𝑖𝑖𝑣𝑣𝑖𝑖𝑖𝑖: 𝑡𝑡7 − 𝑡𝑡6= 𝑇𝑇𝑠𝑠 − (𝑡𝑡1 − 0) − ( 𝑡𝑡2 − 𝑡𝑡1) − (𝑡𝑡3 − 𝑡𝑡2) − (𝑡𝑡4 − 𝑡𝑡3) − (𝑡𝑡5 − 𝑡𝑡4) − ( 𝑡𝑡6
− 𝑡𝑡5) 
In the above time intervals, set 𝑘𝑘1 = 0.1%,𝑘𝑘2 = �0.9𝐷𝐷𝑇𝑇𝑠𝑠 − 1𝜔𝜔𝑜𝑜 + 𝐿𝐿𝑑𝑑𝐼𝐼𝑑𝑑𝑜𝑜𝑉𝑉𝑜𝑜 � /𝑇𝑇𝑠𝑠. 
By applying energy balance equation which is 𝐸𝐸𝑑𝑑𝑡𝑡 = 𝐸𝐸𝑜𝑜𝑡𝑡𝑡𝑡, consequently,  
𝑜𝑜𝑜𝑜𝑛𝑛
2𝜋𝜋
�
𝜋𝜋
2
− 1 + 𝑄𝑄
2𝑀𝑀
� = 0.099 − 0.1
𝑀𝑀
       ( 4-44) 
Where 𝑓𝑓𝑡𝑡𝑠𝑠 = 𝑜𝑜𝑛𝑛𝑜𝑜𝑜𝑜 ,𝑄𝑄 = 𝑅𝑅𝑍𝑍𝑜𝑜 ,𝑀𝑀 = 𝑉𝑉𝑜𝑜𝑉𝑉𝑑𝑑𝑜𝑜 
Plotting the above the gain versus normalized frequency curve of the ZVT CBB converter 
in boost mode is shown as follows in Fig. 4-19. 
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Figure 4-19 Gain vs Normalized frequency (fns) ZVT CBB converter in Boost mode 
4.3 Example Design 
 𝑉𝑉𝑑𝑑𝑡𝑡 = 13𝑉𝑉 
 𝑉𝑉𝑜𝑜 = 30𝑉𝑉 
 𝐿𝐿 = 20𝜇𝜇𝜇𝜇 
 𝐶𝐶 = 33𝜇𝜇𝜇𝜇 
 𝑃𝑃𝑜𝑜 = 100𝑊𝑊 
 𝑓𝑓𝑠𝑠𝑠𝑠 = 133𝑘𝑘𝜇𝜇𝑘𝑘 
Then the voltage gain is   𝑀𝑀 = 𝑉𝑉𝑜𝑜
𝑉𝑉𝑑𝑑𝑡𝑡
= 3013 = 2.3 
Choose Q=0.7, from the curve in Fig. 4-19 𝑓𝑓𝑡𝑡𝑠𝑠 = 0.48 
Based on 
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𝑓𝑓𝑡𝑡𝑠𝑠 = 12𝜋𝜋�𝐿𝐿𝑑𝑑𝐶𝐶𝑑𝑑,           ( 4-45) 
𝑄𝑄 = 𝑅𝑅
𝑍𝑍𝑜𝑜
  and           ( 4-46) 
𝑍𝑍𝑜𝑜 = �𝐿𝐿𝑑𝑑𝐶𝐶𝑑𝑑 .( 4-47)         ( 4-48) 
It is found that  
�
𝐿𝐿𝑡𝑡 = 7.4𝜇𝜇𝜇𝜇
𝐶𝐶𝑡𝑡 = 44.7𝑠𝑠𝜇𝜇 → � 𝐿𝐿𝑡𝑡 = 7.4𝜇𝜇𝜇𝜇𝐶𝐶𝑡𝑡1 = 22.35𝑠𝑠𝜇𝜇𝐶𝐶𝑡𝑡2 = 22.35𝑠𝑠𝜇𝜇 
In the ZVT circuit design, the resonant inductor is designed to provide soft turn-off of the 
upper MOSFET body diode. The resonant capacitor is selected to provide soft switching 
of the low side MOSFET. The resonant inductor controls the di/dt of the diode by providing 
an alternate current path for the boost inductor current. When the auxiliary switch turns on, 
the input current is diverted from the boost diode to the resonant inductor. The resonant 
value can be calculated by determining how fast the diode can be turned off. The diode’s 
turn-off time is given by its reverse recovery time. A good initial estimate is to allow the 
inductor current to ramp up to the diode current within three times the diode’s specified 
reverse recovery time. The reverse recovery of the diode is partially a function of its turn-
off di/dt. If a controlled di/dt is assumed, the reverse recovery time of this diode can be 
estimated to be approximately 60 ns. 
The duty cycle is 
𝐷𝐷 = 1 − 𝑉𝑉𝑑𝑑𝑡𝑡
𝑉𝑉𝑜𝑜
= 1 − 1330 = 0.567 
The output current is 
𝐼𝐼𝑜𝑜 = 𝑃𝑃𝑜𝑜𝑉𝑉𝑜𝑜 = 10030 = 3.33𝐴𝐴 
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The input current is 
𝐼𝐼𝑑𝑑𝑡𝑡 = 𝐼𝐼𝑜𝑜 � 11 − 𝐷𝐷� = 3.33 ∗ 11 − 0.567 = 7.7𝐴𝐴 
The current ripple in the main inductor is given by 
∆𝑖𝑖𝐿𝐿 = 𝑉𝑉𝑑𝑑𝑡𝑡𝐿𝐿 𝐷𝐷𝑇𝑇𝑠𝑠 = 1320𝜇𝜇 (0.567) 1133𝑘𝑘 = 2.77𝐴𝐴 
So, the peak input current is 
𝐼𝐼𝑑𝑑𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝 = 𝐼𝐼𝑑𝑑𝑡𝑡 + 12∆𝑖𝑖𝐿𝐿 = 9.085𝐴𝐴 
Then, 
𝑀𝑀𝑖𝑖
𝑀𝑀𝑡𝑡
= 𝐼𝐼𝑑𝑑𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝3𝑡𝑡𝑡𝑡𝑡𝑡 = 5.05 ∗ 107𝐴𝐴/𝑠𝑠 
Therefore, the resonant inductance is  
𝐿𝐿𝑡𝑡 ≥
𝑉𝑉𝑜𝑜
𝑀𝑀𝑖𝑖
𝑀𝑀𝑡𝑡
= 305.05 ∗ 107 = 0.59𝜇𝜇𝜇𝜇 
Since the partial energy stored in resonant inductor comes from the resonant capacitor and 
the other comes from the main inductor, the total peak energy stored in resonant inductor 
should be larger than that in the resonant capacitor. 
Peak energy stored in resonant inductor is given as 
𝐸𝐸𝐿𝐿𝑡𝑡 = 12 𝐿𝐿𝑡𝑡𝑖𝑖𝐿𝐿𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝2         ( 4-49) 
Energy stored in resonant capacitor is 
𝐸𝐸𝐶𝐶𝑡𝑡 = 12 𝐶𝐶𝑡𝑡𝑉𝑉𝑜𝑜2          ( 4-50) 
Therefore, 
1
2
𝐶𝐶𝑡𝑡𝑉𝑉𝑜𝑜
2 < 1
2
𝐿𝐿𝑡𝑡𝑖𝑖𝐿𝐿𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝2        ( 4-51) 
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Because the peak current flowing through resonant inductor is larger than the peak input 
current, simply select 𝐼𝐼𝑑𝑑𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝 for the calculation. According to mathematical insight, if the 
inequalities 
1
2
𝐶𝐶𝑡𝑡𝑉𝑉𝑜𝑜
2 < 1
2
𝐿𝐿𝑡𝑡𝑖𝑖𝑑𝑑𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝2        ( 4-52) 
and 
1
2
𝐿𝐿𝑡𝑡𝑖𝑖𝑑𝑑𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝2 < 12 𝐿𝐿𝑡𝑡𝑖𝑖𝐿𝐿𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝2        ( 4-53) 
are true, then, 
1
2
𝐶𝐶𝑡𝑡𝑉𝑉𝑜𝑜
2 < 1
2
𝐿𝐿𝑡𝑡𝑖𝑖𝐿𝐿𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝2        ( 4-54) 
is also correct. 
Hence,  
𝐶𝐶𝑡𝑡 < 𝐿𝐿𝑡𝑡𝑖𝑖𝑑𝑑𝑡𝑡_𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝2𝑉𝑉𝑜𝑜2 = 54 𝑠𝑠𝜇𝜇  
Thus, the choice for 𝐿𝐿𝑡𝑡 = 7.4 𝜇𝜇𝜇𝜇 𝑖𝑖𝑠𝑠𝑀𝑀 𝐶𝐶𝑡𝑡 = 44.7 𝑠𝑠𝜇𝜇 meet the above requirement. 
Further, the design may be verified by changing two different variations: 
Load power changes by +/- 30% and load current is the same 
Average input voltage changes by +/- 20% 
For (I) 
𝑀𝑀𝑑𝑑𝑑𝑑𝑡𝑡 = 2.3 ∗ (1 − 30%) = 1.61 
𝑀𝑀𝑑𝑑𝑑𝑑𝑚𝑚 = 2.6 ∗ (1 + 30%) = 2.99 
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From the gain-fns curve in Fig. 4-19, 𝑓𝑓𝑡𝑡𝑠𝑠 changes from 0.283 to 0.59; therefore, this means 
switching frequency should change from 78.4kHz to 163.4 kHz. 
For (II) 
𝑉𝑉𝑑𝑑𝑡𝑡,𝑑𝑑𝑑𝑑𝑡𝑡 = 13 ∗ (1 − 20%) = 10.4𝑉𝑉 
𝑉𝑉𝑑𝑑𝑡𝑡,𝑑𝑑𝑑𝑑𝑚𝑚 = 13 ∗ (1 + 20%) = 15.6𝑉𝑉 
So, 
𝑀𝑀𝑑𝑑𝑑𝑑𝑡𝑡 = 3015.6 = 1.92 
𝑀𝑀𝑑𝑑𝑑𝑑𝑚𝑚 = 3010.4 = 2.88 
From the curve in Fig. 4-19, 𝑓𝑓𝑡𝑡𝑠𝑠 changes from 0.385 to 0.575; therefore, this implies 
switching frequency should change from 106.6kHz to 159.3 kHz. 
Next, to verify theoretical calculation and simulation measurement match a point from each 
condition is selected. The simulation circuit is built by PSIM 10.0.6 and shows as the 
following: 
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Figure 4-20: Simulating ZVT boost converter example design 
When load power changes by – 30 %, we have changed 𝑉𝑉𝑜𝑜 = 21 𝑉𝑉,𝑓𝑓𝑠𝑠 = 78.4 𝑘𝑘𝜇𝜇𝑘𝑘,𝑇𝑇𝑠𝑠 =12.76 𝜇𝜇𝑠𝑠 
Table 4-1: Time interval calculation for – 30 % change in output voltage 
 Theoretical calculation Simulation measurement 
Mode I time interval 1.89us 1.8752us 
Mode II time interval 0.903us 0.9029us 
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Mode III time interval 12.76ns 14.2064ns 
Mode IV time interval 2.47us 2.4615us 
Mode V time interval 1.894us 1.8972us 
Mode VI time interval 0.175us 0.1780us 
Mode VII time interval 5.415us 5.4208us 
When average input voltage changes by + 20 %, we have changed 𝑉𝑉𝑑𝑑𝑡𝑡 = 15.6 𝑉𝑉,𝑓𝑓𝑠𝑠 =106.6 𝑘𝑘𝜇𝜇𝑘𝑘,𝑇𝑇𝑠𝑠 = 9.38 𝜇𝜇𝑠𝑠 
Table 4-2: Time interval calculation for + 20 % change in input voltage 
 Theoretical calculation Simulation measurement 
Mode I time interval 1.58us 1.584us 
Mode II time interval 0.903us 0.886us 
Mode III time interval 9.38ns 10.286ns 
Mode IV time interval 2.16us 2.161us 
Mode V time interval 1.89us 1.890us 
Mode VI time interval 0.21us 0.206us 
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Mode VII time interval 2.63us 2.643us 
From the above tables, it is clear that the theoretical calculation matches with simulation 
measurement. Therefore, the curve aforementioned is valid and can be used for ZVT 
designing. 
4.4 Reference: 
[1] I. Batarseh, “Power Electronics Circuits,” John Wiley & Sons, Inc., 2004  
[2] G. Hua  (1994), “Soft Switching Techniques For Pulse-Width-Modulated 
Converters.” (Published Doctoral Dissertation) Virginia Polytechnic Institute and State 
University, Blacksburg, Virginia, USA. 
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CHAPTER 5 INDUCTOR DESIGN 
5.1 Introduction 
With the ever-growing need for higher power density, higher efficiency, and higher 
temperature operation, the converter design process tends to convolve rather complexly. 
Various soft-switching techniques are presented in [1][2] to eliminate switching losses 
either naturally via passive components or via forced commutation with active and passive 
components. However, at low-power (200 W) the previously-presented techniques are 
often less effective, as these resonant passive and/or active components have their own 
additive losses. Further, the techniques introduced in [1][2] are designed at narrow load 
range with rather involved controls in place making them hard to implement for design 
requiring high weighted efficiency.  
Techniques presented in [3]–[5] use the loss model to find switching frequency 
corresponding to lowest loss, and are implemented with controls to switch at these 
optimized frequencies. But there are no explicit details provided to test the robustness of 
their loss model, and no components are optimized. Further, in [6], Nanocrystalline 
material characterization is performed and many design criteria may be inferred. In [7], 
Nanocrystalline core is used to design high power inductor for electric vehicles while in 
[8], insights for modeling core losses and copper losses are presented.  
In this thesis, a loss model for buck-cascaded-boost topology is developed with component 
non-linearity and robustness of the loss model is validated experimentally. This loss model 
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is utilized to determine switching frequencies corresponding to lowest total loss. These 
theoretical gains in efficiency are validated experimentally. Since most of the losses are in 
the inductor, a new ultra-efficient low profile nanocrystalline based inductor is designed 
[9]–[17] and developed. Finite Element Analysis Methods (FEA) was used to analyze the 
design.  
5.2 Buck-Cascaded-Boost Loss Model 
A Buck-Cascaded-Boost converter is as shown in earlier. There are two modes of 
operation: in Buck mode, S1H and S1L are the switching MOSFETs while S2H and S2L 
are at 100% and 0% duty respectively, in boost mode S2H and S2L are the switching 
MOSFETs with S1H and S1L at 100 % and 0 % duty respectively.  A comprehensive loss 
model is developed with component nonlinearities (i.e. Ciss v/s VDS, Coss v/s VDS, Crss v/s 
VDS, inductance v/s current etc.). The loss model is validated experimentally as shown in 
Fig. 5-1, it is found that the loss model is accurate with a maximum error of ±1.51 W at 
full load.  
An adaptive frequency control is developed to achieve the highest efficiency. Based on the 
loss model, switching frequency that corresponds to lowest total loss across the load range 
are calculated theoretically. A control system with look-up table is used to adopt switching 
frequency as a function of load. The theoretical efficiency improvement is found to match 
experimental result as shown in Fig. 5-1.  
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Figure 5-1 Various Loss curves across the load range.  
It is realized that the efficiency cannot be improved beyond this point based on the above 
method or by other methods given in [3]–[5]. Fig. 5-2 shows the breakdown of losses at 
full load in boost mode where the losses are maximum. Consequently, to further improve 
efficiency, the inductor must be redesigned.   
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Figure 5-2 Breakdown of Losses at optimized and fixed frequency 
 
Figure 5-3 Breakdown of Losses at optimized and fixed frequency with Nanocrystalline 
Inductor 
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5.3 Planar-Nanocrystalline-Inductor Design 
Nanocrystalline material (Metglas FT3W-L) was used to design the inductor. The 
nanocrystalline core is selected as it has high saturation flux density, high permeability, 
low loss density and high Curie temperature[12].  
 
Figure 5-4 Pseudo-EE Nanocrystalline 
However, such cores are complicated to make and are generally expensive. Thus, a pseudo-
EE shape core geometry formed by stacking cut C-cores is proposed with low profile height 
as shown in Fig. 4. 
Detailed analyses including proximity effect, skin effect, and fringing flux were carried for 
winding design with copper. Fig. 5-5 shows the loss plot with multiple layers winding and 
it is inferred that a single foil design with 0.6 mm thickness provides lowest loss for the 
given window geometry. The efficiency of the planar nanocrystalline inductor with 
adaptive frequency is as shown in Fig. 5-1, a clear improvement in efficiency seen, the loss 
breakdown with the Nanocrystalline core is shown in Fig. 5-3. The prototype used is shown 
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in Fig. 5-4 and experimental waveform of switch node voltage with inductor current is 
shown in Fig. 5-6. 
 
Figure 5-5 Total loss with multilayer windings 
 
 
Figure 5-6 Experimental Waveform 
The nanocrystalline core dimensions are shown as follows in Fig. 5-7 to Fig. 5-10. 
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Figure 5-7 Front-View with Dimension 
 
Figure 5-8 Top View of designed inductor 
74 
 
 
Figure 5-9 Side View of the designed inductor 
Core dimensions: 
Length: 34mm 
Width: 18mm 
Side leg width: 1.5mm 
Air gap: 0.05mm  
Height: 7mm 
Window width: 6mm 
Window height: 4mm 
Center leg width: 3mm 
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Figure 5-10 3-D projection of the Inductor 
The copper layer winding plan is shown as follows in Fig. 5-11 to Fig. 5-16 
 
Figure 5-11 Layer 1 of the designed inductor 
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Figure 5-12 Layer 2 of the designed inductor 
 
 
Figure 5-13 Layer 3 of the designed inductor 
 
Figure 5-14 Layer 4 of the designed inductor 
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Figure 5-15 Layer 5 of the designed inductor 
 
 
Figure 5-16 Winding layouts of the inductor 
 
Figure 5-17 Prototype with the designed cores 
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Detailed analyses including proximity effect, skin effect, and fringing flux were carried for 
winding design with copper. Fig. 5-5 shows the loss plot with multiple layer winding and 
it is inferred that a single foil design provides the lowest loss for this window geometry. 
By considering the factors such as window height, insulation, manufacturing, etc. this 
inductor turns out to have 5 turns, total giving around 2.6 mΩ. 
Finite Element Analysis (FEA) method was used to analyze the design in Ansys Maxwell. 
Fig. 5-18 to Fig. 5-23shows core loss, winding loss, magnetic flux density vector, current 
density vector, ohmic loss distribution and total loss distribution for boost mode 
respectively. Fig. 5-24 to Fig. 5-29 shows the same plots but for buck mode. In the FEA 
model, an actual buck/boost converter was used to drive the inductor at the design voltage 
and current. Note that, Core loss equation is provided by manufacturer (MK Magnetics, 
Inc) as the following: where 𝐾𝐾0 is core constant, 𝐾𝐾1 is frequency constant, 𝐾𝐾2 is flux density 
constant, 𝑓𝑓𝑠𝑠𝑠𝑠 is switching frequency, and 𝐵𝐵𝑐𝑐𝑝𝑝 is peak flux density. Winding losses 
equations are given below and where  𝜇𝜇𝑜𝑜 is conductor resistance increasing factor due to 
skin effect, 𝐺𝐺𝑜𝑜 is the amount of winding losses due to proximity effect, 𝑅𝑅𝑑𝑑𝑐𝑐 is copper DC 
resistance, 𝐼𝐼𝑐𝑐𝑝𝑝 is peak current, 𝜇𝜇𝑑𝑑𝑑𝑑𝑔𝑔 is the average magnetic field strength, 𝑀𝑀 is the number 
of layers, and 𝑁𝑁 is the number of turns. 
𝑃𝑃𝑐𝑐𝑜𝑜𝑡𝑡𝑑𝑑 = 𝑚𝑚𝑖𝑖𝑠𝑠𝑠𝑠 × 𝐾𝐾0 × 𝑓𝑓𝑠𝑠𝑠𝑠𝑜𝑜𝑛𝑛𝑠𝑠𝐾𝐾1 × 𝐵𝐵𝑐𝑐𝑝𝑝𝐾𝐾2      ( 5-1) 
𝑃𝑃𝑐𝑐𝑡𝑡𝑜𝑜𝑚𝑚𝑑𝑑𝑑𝑑𝑑𝑑𝑡𝑡𝑑𝑑−𝑑𝑑𝑜𝑜𝑜𝑜𝑑𝑑𝑐𝑐𝑡𝑡 = 𝐺𝐺𝑜𝑜 × 𝑅𝑅𝑑𝑑𝑐𝑐 × 𝜇𝜇𝑑𝑑𝑑𝑑𝑔𝑔2 × 𝑁𝑁      ( 5-2) 
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𝑃𝑃𝑠𝑠𝑝𝑝𝑑𝑑𝑡𝑡−𝑑𝑑𝑜𝑜𝑜𝑜𝑑𝑑𝑐𝑐𝑡𝑡 = 𝜇𝜇𝑜𝑜 × 𝑅𝑅𝑑𝑑𝑐𝑐 × 𝐼𝐼𝑐𝑐𝑝𝑝2 × 𝑀𝑀 × 𝑁𝑁      ( 5-3) 
FEA method was used to analyze the design. Fig. 5-18 to Fig. 5-23 shows core loss, 
winding loss, current density vector, magnetic flux density vector, ohmic loss distribution 
and total loss distribution respectively.  
 
 
Figure 5-18 ) Core Loss in Buck mode  
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Figure 5-19 Winding Loss in Buck mode  
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Figure 5-20 Magnetic Flux Density Vector in Buck mode 
 
 
Figure 5-21 Current Density Vector in Buck mode 
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Figure 5-22 Ohmic Loss Distribution in Buck mode 
 
 
Figure 5-23 Total Loss Distribution in Buck mode  
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Figure 5-24 Core Loss in Boost mode 
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Figure 5-25 Winding Loss in Boost mode 
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Figure 5-26 Magnetic Flux Density Vector in Boost mode 
 
 
Figure 5-27 Current Density Vector in Boost mode 
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Figure 5-28 Ohmic Loss Distribution in Boost mode 
 
 
Figure 5-29 Total Loss Distribution in Boost mode  
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5.4 Practical Implementation:  
As the designed part aimed at high fill factor, a printed circuit board was designed but was 
discarded for practical implementation because of cost and lead time. Further, laser cutting 
the winding out of a copper foil was also considered, however, the design was modified to 
have three turns and a longitudinal length of 51 mm (old dimension was 34 mm). This 
achieved about 26 𝜇𝜇𝜇𝜇. The experimental result for 12 V and 16.5 V output is shown as 
follows in Fig. 5-30. As it can be seen the designed part achieved a peak efficiency of over 
99%. The designed part also achieved over 99 % efficiency at various other operating 
points such as 16.5 V to 33 V, 33 V to 16.5 V etc. 
 
Figure 5-30 Experimental result with Nanocrystalline inductor (red) and Vishay inductor  
(blue) with output power in boost mode (12 V to 16.5 V).  
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Figure 5-31 Experimental result with a Nanocrystalline inductor (red) and Vishay inductor  
(blue) with output power in buck mode (36 V to 33 V). 
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CHAPTER 6 CONCLUSION  
An ultra-high efficiency Buck-Cascaded-Boost converter is designed with CEC weighted 
efficiency of 99.25 % and peak efficiency of 99.43 % with a power density of 6 kW/L and 
a height of only 7 mm. The optimization in efficiency is accomplished by developing a 
robust loss model and finding frequencies that correspond to lowest losses. These 
frequencies are incorporated with an adaptive-switching-frequency control technique. As 
the major losses are seen in the inductor, a planar-nanocrystalline inductor is developed 
and several design insights about the core and copper design are remarked. The inductor 
design is also validated and visualized with FEA method. Further experimental results and 
comprehensive details are discussed in this thesis.   
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APPENDIX A: DATASHEETS 
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MOSFET: BSC039N06NS 
Link:https://www.infineon.com/dgdl/Infineon-BSC039N06NS-DS-v02_01-
en.pdf?fileId=db3a30433727a44301372c3adce949c7   
Inductor: IHLP6767GZ-01 
Link: http://www.vishay.com/docs/34000/34000.pdf  
Nanocrystalline Material: Metglas FT-3W  
Link: https://metglas.com/wp-content/uploads/2016/12/FT-3W-Datasheet-Nov_2015.pdf  
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APPENDIX B: INDUCTOR DESIGN DETAILS 
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Airgap: 0.05 mm 
Fringe Factor: 1.0046 
L=30 𝜇𝜇𝜇𝜇 
L = 22 𝜇𝜇𝜇𝜇 (Practical) 
Energy in the gap: 0.8455 mJ 
Percentage of energy in the air gap: 94 % 
𝐵𝐵𝑐𝑐𝑑𝑑𝑑𝑑𝑝𝑝 = 0.6105 𝑇𝑇 
Δ𝐵𝐵 = 0.1284 𝑇𝑇 
Ae=3*51 𝑚𝑚𝑚𝑚2 
Le=26 mm 
𝑅𝑅𝑑𝑑𝑐𝑐 = 3.5 𝑚𝑚Ω 
𝑅𝑅𝑑𝑑𝑐𝑐 = 4.5 𝑚𝑚Ω (𝑃𝑃𝑖𝑖𝑖𝑖𝑐𝑐𝑡𝑡𝑖𝑖𝑐𝑐𝑖𝑖𝑖𝑖) 
Skin effect=0.0327 
Proximity Effect=0.2923 
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APPENDIX C: EXPERIMENTAL SETUP 
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Figure A-0-1: Experimental setup 
Description: Two voltmeters are used to measure input and output voltages and two 
ammeters are used to measure input and output currents. Power supply provide input 
power and the electronics load acts as load. An external power supply is used to supply 
control power. All the systems are connected to a PC (GPIO) with Agilent connection 
expert and APECOR interface suite. This forms the data acquisition system. All the 
efficiency curves are plotted by automation.  
